Information security systems must provide high levels of correctness, and reliability. The presented implementation is an application for symmetric encryption algorithm which developed by using two keys to encrypt an input block consist of 128 bit. This implementation is developed for the purpose of producing a powerful encryption data. The operation of encryption and decryption required to insert two keys together so it well done correctly. Each key is used randomly in each round of encryption. The design is based on Field Programmable Gate Array (FPGA) and used VHDL code to implement the design. The simulation results are considered reliable and completely correct.
INTRODUCTION
The meaning of security is not limited on one concept or a particular algorithm. Basically any algorithm may deserve to describe as a secure algorithm, if it has unpredictable context or if it has a complex computations. This design is a cryptographic system based on the use of two of the keys to complete the encryption and decryption process. The algorithm is similar to DES algorithm in some configuration steps, instead of using single key in multiple rounds of encryption, this implementation is used two input keys each one is used for a single round. FPGAs offer a low-risk, quick time-to-market solution that industrial designers can easily modify when they need to make changes, fix bugs or create product derivatives at some point in the future [1] . The FPGA chip consists of a large number of small logic circuit elements, which can be connected together using the programmable switches. The logic circuit elements are arranged in a regular two dimensional structure. A hardware description language is similar to a typical computer language except that an HDL is used to describe hardware rather than a program to be executed on a computer [2] . Beyond any doubt, the need for secure storage or transfer of information is an inextricable part of human history. Nowadays, the rapid evolution of communication systems offers, to a very large percentage of population, access to a huge amount of information and a variety of means to use in order to exchange personal data. Therefore, every single transmitted bit of information needs to be processed into an unrecognizable form in order to be secured. This enciphering of the data is necessary to take place in real time and for this procedure cryptography is the main mechanism to secure digital information. Due to the heavy increase in the volume of information data, a variety of encryption algorithms have been developed.
Among the different cryptographic algorithms, the most popular example in the field of symmetric ciphers is the Data Encryption Standard (DES) algorithm, which was developed by IBM in the mid-seventies The DES algorithm, is popular and in wide use today because it is still reasonably secure and fast. A much more secure version of DES called Triple-DES (TDES), which is essentially equivalent to using DES three times on plaintext with three different keys. Naturally, it is three times slower than the original form of DES but it is way more secure [3]  Symmetric key algorithms where the same key is used for encryption and decryption. For example DES algorithm.  Asymmetric key algorithms (Public-key cryptography), where two different keys are used for encryption and decryption. The aim of this work is to introduce a high security implementation. The implementation must be able to perform Encryption/ Decryption algorithms in a high degree of security. Also it must provide a complicated output cipher by using double keys each of 64 bit.
MATERIALS AND METHODS
Xilinx -project navigator, ISE 9.2 is the computer aided design tool which used in synthesizing the model design and implementing (i.e Translate Map & Place and Route) VHDL code with FPGA device. The proposed design based on symmetric algorithm. The algorithm was improved by using two keys, both transmitter and receiver are used the same keys. The required operation function of this implementation is described in Figure (1 ).
Figure 1: Implementation scheme
Basically the implementation composed of a combination of transposition and substitution techniques. Each block of input data consist of 128 bit and it can be considered as a set of bytes in array, it may called s-box and can be given by: S box =
Substitution Technique:
In a substitution cipher, the encryption algorithm e k (m) is a substitution function which replaces each mєM (input data) with a corresponding cєC (cipher) The substitution function is parameterized by a secret key k. The decryption algorithm D k (c) is merely the reverse substitution. In general substitution can be given by [4] :
(1) And the reverse substitution is just the corresponding inverse mapping: it can be written as:
Transposition Technique:
In cryptography, a transposition cipher is a method of encryption by which the positions held by units of plaintext (which are commonly characters or groups of characters) are shifted according to a regular system, so that the ciphertext constitutes a permutation of the plaintext. That is, the order of the units is changed.
Mathematically an objective function is used on the characters' positions to encrypt and an inverse function to decrypt [7] . Transposition is the process of rearranging data bytes. The used transposition's mechanism is described in Figure 2 . Each byte of the incoming data changes position following the illustrated path as shown in the chart below. The proposed design accepts 128 bit of data and used dual key of 64_bit size. Basically encryption algorithm is divided into three stages:
-SubBytes: A block data consist of 128 bit are considered as array set of bytes.
-The Transposition: The Transposition Cipher (also known as the Permutation Cipher) has been in use for hundreds of years. It is a technique that used to changes the positions of data elements.
-Add key: adding the two keys together in order to encrypt the input data. The receiver and sender must have the same keys. Each key used randomly in each round with different transposition.
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ENCRYPTION IMPLEMENTATION OF ROCK CIPHER BASED ON FPGA
The Figure 3 describes the basic architecture of encryption algorithm. The composed output cipher can be given in a mathmatical form by : (3) Equation (3) states that each random byte of input data B i is added randomly with a random Ai byte of the first key ( key-1). Then the result is added (exclusive or) with a random Ki byte of the second key (key-2). The cipher output C is calculated in mathematical form by: C =
Figure 3: Encryption stage
The example in Figure 4 shows the computation scheme which describes how the output cipher can be created. Three blocks are needed to construct the output cipher. The three blocks are added (exclusive or) together to provide the required output cipher.
Figure 4: Computations scheme
The final cipher result is given in the following form:
The transposition mechanism is changed for each key. This algorithm used a flexible mechanism of transposition. The algorithm can use multiple forms of elements arrangement.
DECRYPTION ALGORITHM:
Decryption algorithm can be described as shown in Figure 5 . The output plaintext can be given by: (4) Where is the input block cipher. Equation (4) states that each byte of the input cipher is randomly added (xor) with the input byte A i of the first key and the input byte K i of the second key.
Figure 5: Decryption scheme
The algorithm context is almost similar to the previous encryption algorithm. But it performs the reverse transposition for the inputs.
IMPLEMENTING RTL DESIGN
The RTL scheme as shown in Figure 6 demonstrates the inputs and outputs of implementation. It consists of six inputs and two outputs. The outputs can be either a cipher output (encryption mode) or a plaintext type (decryption mode).
Figure 6: RTL Scheme
The purpose of using the selection input is to enable the required operation mode (selekey=1 for encryption and selekey =0 for decryption mode).The clock is used to organize the operation of inputs and outputs. The technology scheme of the components inside the FPGA chip is shown in Figure 7 . It also shows the interconnections of components 
RESULTS and DISCUSSIONS
The simulation was done by using the ISE VHDL simulator. The main purpose of simulation is to ensure that the output results has a high level of correctness and reliability in both operation modes. The results of encryption and decryption are shown in the following: discussions.
Encryption Results
Encryption was tested using inputs as shown in Figure 8 . The purpose of this test is to ensure that the implementation provides a high level of assurance and correctness. The test was performed by setting the status of selection mode key to the following state: selekey=0 
Decryption Results:
In order to ensure the accuracy and reliability of the decryption process, it has tested using inputs as shown in Figure 10 . Decryption mode can be selected by changing the status of the selection mode as shown in the given form: For the purpose of verifying the results, the same output cipher of the previous experiment has been used as input cipher, so it was expected to obtain the original data. The results of decryption test are shown in Figure11.
Figure 11: Decryption Results
After verification of the results, there was no doubt that the system gives a results with high-reliability and completely correct.
Synthesis results
Synthesis is carried out by using ISE9.2 and the target device is Xilinx FPGA Vertex5. The Delay Summary Report
The average connection delay for this design is: 2.034
The maximum PIN delay is: 7.217
The average connection delay on the 10 worst nets is: 4.647 Table 2 shows the comparison results with other related designs in terms of using the internal resources of the FPGA chip.
The comparison results show that the proposed implementation has a less consumption resources than DES [3] on virtex5 and wong [8] on virtex E. 
CONCLUSION
The need to secure data transmission is increased every day and requires secure data encryption devices to preserve data privacy and authentication in critical applications. This paper describes the most popular encryption standards. The presented work is a type of symmetric encryption algorithm depends on a dual key each of 64 bit size. The using of dual keys improved the encryption efficiency. The presented results of the implementation provide a high level of assurance and correctness.
